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Abstract. Based on a formal speciﬁcation of a direct digi-
tal synthesis (DDS) and assuming the availability of a set of
possible circuit architectures we derive a customised system
conﬁguration. We calculate the design parameters that can
be used for the speciﬁcation to synthesise the circuit compo-
nents.
We show how the derived parameters and the selected IC
technology inﬂuence the complexity of the circuit implemen-
tation.
1 Introduction
There exists a lot of challenging reasons for the present en-
deavours made in modernization and improvement of the de-
sign ﬂow in the context of integrated circuit design.
One of the key points is the demand to reduce the time-
to-market of the circuit design. Other important reasons are
lowering costs and improving reliability by attending the fact
that the circuit complexity is continuously increasing. Gen-
erally, it can be stated that there exists a design gap of rising
importance that must be bridged.
Related to this background, different concepts have been
introduced during the last years to improve the situation.
Common to all these concepts is the fact that some effort has
been spent in reinforcing computer aided design (CAD) to
replace human design activities. This is possible by fulﬁlling
the basic pre-condition of a preferable complete formaliza-
tion of the different steps of the design process.
In general the design ﬂow can be roughly divided into the
following successive steps:
- deﬁnition of the speciﬁcation,
- choice of the system architecture,
- block speciﬁcation,
- choice of the circuit architecture,
- circuit design,
- testing.
At present CAD-concepts are in practical use on a remark-
able high level with respect to the last three or four design
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steps. This is due to the existence of sufﬁcient accurate be-
havioural models for analogue and digital circuits. There are
corresponding algorithms that allow CAD activities, espe-
cially in circuit design.
In principle, adjacent design-strategies, like “Design
reuse” and “IP Design”, can be ranged in here because of
their being regarded to circuit design (Seepold, 2002).
With respect to the ﬁrst two or three design steps the level
of CAD-activities is rather unsatisfying. At present, research
activities are aimed at a formalization of the speciﬁcation to
getasuitableplatformforasystematicandCADbasedselec-
tion of system architectures and performing the subsequent
design steps.
The paper is focused on the ﬁrst two design steps and the
transition between them. Based on an example, options for a
formal deﬁnition of the speciﬁcation and a systematic choice
of the system architecture are presented.
2 System design ﬂow
We consider the system design ﬂow as it is shown in Fig. 1.
Starting with an abstract system requirements speciﬁca-
tion a selection is performed from a set of system architec-
tures. Also design parameters are calculated, which can be
used in the next design steps, e.g. as part of the speciﬁcation
for a register transfer level synthesis.
Afterwards a step follows, which we will not describe in
detail in this article. We estimate statements about the possi-
bility and complexity of an implementation in a selected IC
technology. This leads to a proposal for a technology selec-
tion if there is more than one opportunity.
In the following we show the transition of a system speciﬁ-
cation into parameters for the register transfer level synthesis
by using the direct digital frequency synthesis (DDS) as an
example.
Such a component can be used as oscillator or modulator
in a mobile radio system.
In this context the reduction of the system size and of the
clock frequencies is of extraordinary importance, because
this results in a reduction of power consumption.234 H. Garbe et al.: Circuit architecture derivation
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Fig. 1. IP based system design ﬂow.
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Fig. 2. Phase accumulator of a pulse output DDS.
The estimations of various DDS architectures have been
published in Richter (1999). There Richter derived the math-
ematical models and the correlation of system conﬁguration
and system parameters. These models have been veriﬁed
by simulations and measurements of prototypes in different
technologies.
Related to the set of tasks presented above these relations
were transformed to emphasise the view of the system syn-
thesis.
The aim is to derive the minimum necessary hardware
costs and to choose which system conﬁguration has to be
used, in order to fulﬁl the system speciﬁcation.
An example of these costs is the word width of imple-
mented mathematical operations. The reduction of the signal
processing complexity is a further example.
3 DDS principle and system architecture
A DDS is a digital procedure/algorithm to generate a signal,
whose phase and frequency are directly tuneable.
A centre frequency fDDS is derived from a reference fre-
quency fc and a controllable factor R. The relationship is
shown in Eq. (1).
fDDS = R · fc with 0 < R < 1. (1)
A special realisation of such a system is the pulses output
DDS. Its base component is a phase accumulator. A special
implementation is shown in Fig. 2.
The factor R is formed by the relationship of a control
word N and the number of states, which an accumulator with
word width m can accept (Eq. 2).
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  Fig. 3. DDS system architecture.
ThecontrolwordN isconstantly addedto theaccumulator
value. The limited word width results in a sequence of over-
ﬂow pulses. The pulse period TDDS is related to the output
frequency with
fDDS =
1
TDDS
=
N
M
· fc withN,M ∈ N andN < M (2)
The usage of a rational divisor R leads to a jitter of the pulse
sequence between two possible period lengths of the timing
pattern of fc. Hence the pulses are either generated at the
correct time or they are delayed. The amount of this error can
be computed from the remainder value of the accumulator
after an overﬂow.
The spectrum of the output signal contains a large number
of discrete spurs (Fig. 4a, red spectrum).
In order to improve the spectral characteristics the follow-
ing procedures for jitter correction can be implemented.
(1) The virtual clock enhancement function reduces the
jitter of the pulses. This results in a reduction of the power
of the discrete spurious signals. It computes a more exact
pulse output time due to the closer timing pattern of the
virtual clock frequency fc,v
fc,v = B · fc withB = 2v. (3)
The improved spectrum is shown in blue in Fig. 4a.
(2) Dithering and noise shaping eliminate all discrete
spurs, but transfer the power of the jitter signal into a
continuous noise signal with spectral shaping. Resulting
spectrum improvements are illustrated in Figs. 4b and 4c,
respectively.
In Fig. 3 the architecture of a DDS is shown. The compo-
nents of the jitter correction are optional and can be selected
according to the architecture.
4 System speciﬁcation: parameter and conditions
An implementation of a frequency synthesis system is char-
acterised by a set of parameters, like:
- the output frequency fDDS, which can be speciﬁed as list
of discrete frequencies or frequency ranges,
- the frequency resolution 1fDDS or the minimal increment
of fDDS or R,
- the switching speed or the latency time for the adaption to
a new value of fDDS after a change of R,
- the phase behaviour during frequency change,
- the spurious free dynamic range SFDR,
- the signal-to-noise ratio SNR and also
- the centre frequency offset speciﬁcation δ (fDDS).H. Garbe et al.: Circuit architecture derivation 235
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Figure 4a: Pulse Output DDS 
Spectrum (red) versus Spectrum 
after virtual Clock Enhancement 
(blue) 
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Figure 4b: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Dither-
ing (magenta) 
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Figure 4c: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Noise 
Shaping (green) 
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Figure 5: Phase Accumulator word width required by 
frequency resolution specification 
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Figure 6: Phase Accumulator word width required by 
centre frequency offset specification 
 
 
Figure 7:  Virtual Clock En-
hancement factor (v) re-
quired by SFDR specification 
    v              r e d :   S F D R = - 8 0   d B c  
blue: SFDR=-60 dBc 
 magenta: SFDR=-40 dBc 
 
                     
c
DDS
f
f
R =  
 
Figure 8: SNR of a DDS af-
ter noise shaping with usage 
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Figure 4b: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Dither-
ing (magenta) 
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Figure 4c: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Noise 
Shaping (green) 
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Figure 4b: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Dither-
ing (magenta) 
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Figure 4c: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Noise 
Shaping (green) 
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Fig. 4. (a) Pulse output DDS spectrum (red) versus spectrum after virtual clock enhancement (blue). (b) Spectrum after virtual clock
enhancement (blue) versus spectrum after virtual clock enhancement and dithering (magenta). (c) Spectrum after virtual clock enhancement
(blue) versus spectrum after virtual clock enhancement and noise shaping (green).
Additionally, a set of secondary conditions inﬂuences the
system performance. The long-term stability of the reference
clock δ (fc) is exemplarily mentioned.
5 Derivation of design parameters for the RT level
According to the design ﬂow shown in Fig. 1, a set of design
parameters is derived from the system speciﬁcation. In the
case of the DDS these parameters are:
- the selection of an optimal reference clock frequency fc,
- the minimum word width m of the phase accumulator,
- the minimum factor of the virtual frequency enhancement
B and/or the word width v of the offset time and
- the selection of the jitter correction functions.
5.1 Minimum word width of operations
The necessary word width of the phase accumulator depends
on several requirements and conditions. For this example we
look to the phase accumulator introduced in Fig. 2.
On the one hand the necessary word width m can be deter-
mined from the relationship between used reference clock
frequency fc and the frequency resolution 1fDDS. This
function is illustrated for a special example in Fig. 5.
It shows that an optimal selection of fc leads to a decrease
of the implementation costs.
On the other hand the necessary word width m is ﬁxed by
the requirement to the centre frequency offset speciﬁcation
δ (fDDS).
This parameter depends on the quality of the system clock
fc and as well as on the accuracy of the number representa-
tion of the divisor relationship R.
The function can be determined with regards to the com-
putation of errors. It is illustrated for a special example in
Fig. 6. Again, an optimal selection of fc leads to a decrease
of the implementation costs.
The actually necessary word width is the maximum of
both computed values.
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Figure 4b: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Dither-
ing (magenta) 
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Figure 4c: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Noise 
Shaping (green) 
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Fig. 5. Phase Accumulator word width required by frequency reso-
lution speciﬁcation.
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Figure 4b: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Dither-
ing (magenta) 
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Figure 4c: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Noise 
Shaping (green) 
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Fig. 6. Phase accumulator word width required by centre frequency
offset speciﬁcation.
5.2 Factor of the virtual clock frequency enhancement
The basic function of the virtual clock enhancement is based
on the computation of the quotient from accumulator remain-
der value at the time of a generated overﬂow pulse and the
value of the control word N.
Therefore a division component has to be implemented.
The word width of the division result corresponds to v
(Eq. 3). The implementation cost is determined by:
- the phase accumulator style and its word width m and
- the factor B of the virtual clock enhancement.
Additionally, factor B inﬂuences the complexity and the
operating cost for the generation of the corrected pulse se-
quence, which is to operate by fc,v.
The goal of the computations is to determine the minimum
necessary v and/or B.236 H. Garbe et al.: Circuit architecture derivation
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Figure 4b: Spectrum after vir-
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ing (magenta) 
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Figure 4c: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
Clock Enhancement and Noise 
Shaping (green) 
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Fig. 7. Virtual clock enhancement factor (v) required by SFDR
speciﬁcation (red: SFDR = −80dBc, blue: SFDR = −60dBc, ma-
genta: SFDR = −40dBc).
Due to the virtual clock enhancement an absolute decrease
of the jitter signal is observed. However, discrete spurs re-
main in the spectrum. Therefore the quality of the spectrum
can be speciﬁed by the SFDR.
The formulas for the computation of the SFDR of a DDS
were derived by Richter (1999) and have been veriﬁed by
simulations and measurements. Likewise, this has been done
for the relationship to the improvement of the SFDR using
virtual clock enhancement.
The relationship is illustrated for a special example in
Fig. 7.
Contrary to the conclusion drawn for the accumulator
word width, in this case it is preferable to choose fc much
larger than fDDS.
Figure 8 shows another example, which combines the vir-
tual clock enhancement and a noise shaping algorithm.
The unwanted error signal at the DDS output is now a
continuous noise signal.
Therefore the SNR has to be speciﬁed for a deﬁned offset
to the carrier signal, since it is not constant over the entire
spectrum due to the noise shaping.
Usually the SNR is speciﬁed for several bandwidths.
It is possible to compute the envelope of the spectrum of
the error signal.
The SNR is shown in Fig. 8 for a constant 1f over an
entire tuning range fDDS. It demonstrates to what extent the
change of v affects the quality of the signal.
Only the respective local minima of these functions are
relevant for the design decision.
6 Summary of the functional relationships
Considering 4 examples we have demonstrated, how the RT
level design parameters can be derived.
It has been shown that based on a formal speciﬁcation a
suitable system conﬁguration can be derived. The system
parameters of the DDS itself have only little direct depen-
dence.
In the following the relations between system parameters
and draft decisions are summarized:
- The phase behaviour during a frequency change can be af-
fected by the selection of the phase accumulator style.
- The list of the tuning ranges of the output frequency fDDS
determines the selection of the minimum necessary fc and
thus the timing constraints for the phase accumulator.
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Figure 4c: Spectrum after vir-
tual Clock Enhancement (blue) 
versus Spectrum after virtual 
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Shaping (green) 
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Fig. 8. SNR of a DDS after noise shaping with usage of different
virtual Clock Enhancement factors (v) (cyan: v = 6,..., blue: v = 3,
red: v = 2).
- The centre frequency offset speciﬁcation δ (fDDS) and the
necessary frequency resolution 1fDDS determine the word
width of the phase accumulator.
-ThespeciﬁcationoftheSFDR andtheSNR affectthecon-
ﬁguration of the procedures for the jitter correction including
the factor of the virtual clock enhancement. From this, time
conditions for the division and for the corrected pulse gener-
ation can be derived.
- The latency time for the achievement of the new fDDS af-
ter a change of R is a criterion for possible pipelining of the
signal processing operations.
7 Conclusions
It could be shown that a computational support is necessary
for the transition of a formal system speciﬁcation to a deﬁ-
nition of the design parameters for a customised circuit syn-
thesis (RT level speciﬁcation).
This is due to the fact that the derivation of design parame-
ters is essentially an optimisation task with many parameters.
A condition of this support is an IP-speciﬁc method
adapted to each case. This consists of:
- a complete description of all speciﬁable system parameters
(achievement parameters),
- a set of system architectures to conﬁgure and
- the complete description of the functional relationships of
system and circuit parameters.
The decisions made in this design step form in the next
step:
- the basis for the selection of a suitable IC technology and
- the speciﬁcation for the RT level synthesis.
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